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The Consultative Committee for
Space Data Systems (CCSDS) Ad-
vanced Orbiting Systems (AOS) space
data link protocol provides a framing
layer between channel coding such as
LDPC (low-density parity-check) and
higher-layer link multiplexing proto-
cols such as CCSDS Encapsulation
Service, which is described in the fol-
lowing article. Recent advancement in
RF modem technology has allowed
multi-megabit transmission over space
links. With this increase in data rate,
the CCSDS AOS protocol implementa-
tion needs to be optimized to both re-
duce energy consumption and operate
at a high rate. 
CCSDS AOS has been implemented
as an intellectual property core so that
the aforementioned problems are
solved by way of operating the CCSDS
AOS inside a field-programmable gate
array (FPGA). 
The CCSDS AOS in FPGA implemen-
tation consists of both framing and de-
framing features. 
Features of the AOS Framer include: 
• Fully customizable with respect to in-
sert zone, virtual channel ID, and
trailer fields. 
• 8-bit parallel CCITT CRC16 calcula-
tion. 
• First header pointer field calculation
based on the data provided from the
packet layers such as CCSDS Encap -
sulation Service or CCSDS Space Packet. 
• Optimized for the Packet Service prim-
itives with M_PDU. 
• Available in byte-based or packet-based
egress interface options. 
• Statistical counters at both byte and
frame levels to facilitate data product
accountability.
Features of the AOS De-Framer include: 
• Ingress buffer implementation to pro-
vide ingress processing overflow. 
• 8-bit parallel CCITT CRC16 calcula-
tion and frame discard if CRC16 fails. 
• First header pointer field extraction
and forwarding to the de-packetizing
layers such as CCSDS Encapsulation
Service or CCSDS Packet Service. 
• Optimized for the Packet Service prim-
itives with M_PDU. 
• Statistical counters at both byte and
frame levels to facilitate data product
accountability.
The combination of energy and per-
formance optimization that embodies
this design makes the work novel.
This work was done by Loren P. Clare, Jordan
L. Torgerson, and Jackson Pang of Caltech for
NASA’s Jet Propulsion Laboratory. For more in-
formation, contact iaoffice@jpl.nasa.gov.
The software used in this innovation is
available for commercial licensing. Please
contact Daniel Broderick of the California In-
stitute of Technology at danielb@caltech.edu.
Refer to NPO-47166. 
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Telemetry receivers can use this implementation to process telemetry at high rates. 
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The use of underfill materials is neces-
sary with flip-chip interconnect technology
to redistribute stresses due to mismatching
coefficients of thermal expansion (CTEs)
between dissimilar materials in the overall
assembly. Underfills are formulated using
organic polymers and possibly inorganic
filler materials. There are a few ways to
apply the underfills with flip-chip technol-
ogy. Traditional capillary-flow underfill ma-
terials now possess high flow speed and re-
duced time to cure, but they still require
additional processing steps beyond the typ-
ical surface-mount technology (SMT) as-
sembly process. 
Studies were conducted using under-
fills in a temperature range of -190 to 85
°C, which resulted in an increase of reli-
ability by one to two orders of magni-
tude. Thermal shock of the flip-chip test
articles was designed to induce failures
at the interconnect sites (-40 to 100 °C).
The study on the reliability of flip chips
using underfills in the extreme tempera-
ture region is of significant value for
space applications. This technology is
considered as an enabling technology
for future space missions. 
Flip-chip interconnect technology is
an advanced electrical interconnection
approach where the silicon die or chip is
electrically connected, face down, to the
substrate by reflowing solder bumps on
area-array metallized terminals on the
die to matching footprints of solder-wet-
table pads on the chosen substrate. This
advanced flip-chip interconnect technol-
ogy will significantly improve the per-
formance of high-speed systems, produc-
tivity enhancement over manual wire
bonding, self-alignment during die join-
ing, low lead inductances, and reduced
need for attachment of precious metals. 
The use of commercially developed
no-flow fluxing underfills provides a
means of reducing the processing steps
employed in the traditional capillary
flow methods to enhance SMT compati-
bility. Reliability of flip chips may be sig-
nificantly increased by matching/tailor-
ing the CTEs of the substrate material
and the silicon die or chip, and also the
underfill materials. 
Advanced packaging interconnects
technology such as flip-chip intercon-
nect test boards have been subjected to
various extreme temperature ranges
that cover military specifications and ex-
treme Mars and asteroid environments. 
The eventual goal of each process step
and the entire process is to produce
components with 100 percent intercon-
nect and satisfy the reliability require-
ments. Underfill materials, in general,
may possibly meet demanding end use
requirements such as low warpage, low
stress, fine pitch, high reliability, and
high adhesion. 
This work was done by Rajeshuni Rame-
sham of Caltech for NASA’s Jet Propulsion Lab-
oratory. Further information is contained in a
TSP (see page 1). NPO-41181
Advanced Flip Chips in Extreme Temperature Environments  
This technology has application in avionics and electronics packaging. 
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